Form PTO-1449 (modified) ATTY. DKT. NO. 5500-97900 SERIAL NO. 10/655,390 List of Patents and Publications For Applicant's Information **GROUP: 2825** APPLICANT: Chen, et al DisNosure Statement (Use see al sheets if necessary) FILING DATE: September 4, 2003 U.S. PATENT DOCUMENTS FILING DATE DOCUMENT NUMBER DATE NAME **CLASS SUB** APPROPRIAT **CLASS** FOREIGN PATENT DOCUMENTS EXAM. DOCUMENT NUMBER TRANSLATIO REF. DATE **COUNTRY CLASS** SUB YES/NO **INITIALS** DES. **CLASS** OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "Wattch: A Framework for Architectural-Level Power Analysis and Optimations", Brooks, et al, ISCA, 2000, A1 Vancouver BC Canada, 1-58113-232-8/00/6. A2 "An Enhanced Access and Cycle Time Model for On-Chip Caches", Wilton, et al, Western Research Laboratory, Palo Alto, CA, July, 1994. "Evaluation of Architecture-Level Power Estimation for CJMOS RISC Processors", Sato, et al, IEEE, 1995, 0 **A3** 7803-3036-6/95. "Power and Performance Simulator: ESP and its Application for 100MIPS/W Class RISC Design", Sato, et al. A4 IEEE, 1994, 0-7803-1953-2/94 "A Technique to Determine Power-Efficient, High-Performance Superscalar Porcessors", Conte, et al. IEEE, A5 1995, 1060-3425/95 "Reducing Power in High-Performance Microprocessors", Tiwari, et al, ACM, San Diego, CA, 1998, 0-897-**A6** 964-5/98/06. "Instruction-Level Power Estimation for Embedded VLIW Cores", Sami, et al, ACM, San Diego, CA, 2000, 1 A7 58114-268-9/00/5. **A8** "Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study", Fornaciari, et al, Proceeddings of the 1999 IEEE International Conference on Computer Design, October, 1999, Austin, TX. **A9** "System-Level Power Optimization: Techniques and Tools", Benini, et al, ACM, San Diego, CA, 1999, 1-58113-133-X/99/0008. "Architectural Level Hierarchical Power Estimation of Control Units", Chen, et al, IEEE, 1998, 0-7803-4980-A10 "Microprocessor Power Estimation Using Profile-Driven Program Synthesis", Hsieh, et al, IEEE, 1998, 0278-A11 0070/98.

EXAMINER: C

Jamos Jun his

DATE CONSIDERED:

9-15-05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.